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ABSTRACT
With Von-Neumann computing architectures struggling to address
computationally- and memory-intensive big data analytic task to-
day, Processing-in-Memory (PIM) platforms are gaining growing in-
terests. In this way, processing-in-DRAM architecture has achieved
remarkable success by dramatically reducing data transfer energy
and latency. However, the performance of such system unavoidably
diminishes when dealing with more complex applications seeking
bulk bit-wise X(N)OR- or addition operations, despite utilizing max-
imum internal DRAM bandwidth and in-memory parallelism. In
this paper, we develop DRIM platform that harnesses DRAM as
computational memory and transforms it into a fundamental pro-
cessing unit. DRIM uses the analog operation of DRAM sub-arrays
and elevates it to implement bit-wise X(N)OR operations between
operands stored in the same bit-line, based on a new dual-row acti-
vation mechanism with a modest change to peripheral circuits such
sense ampliers. e simulation results show that DRIM achieves
on average 71× and 8.4× higher throughput for performing bulk
bit-wise X(N)OR-based operations comparedwith CPU and GPU, re-
spectively. Besides, DRIM outperforms recent processing-in-DRAM
platforms with up to 3.7× beer performance.
1 INTRODUCTION
In the last two decades, Processing-in-Memory (PIM) architecture,
as a potentially viable way to solve the memory wall challenge, has
been well explored for dierent applications [1–7]. e key concept
behind PIM is to realize logic computation within memory to pro-
cess data by leveraging the inherent parallel computing mechanism
and exploiting large internal memory bandwidth. e proposals for
exploiting SRAM-based [8, 9] PIM architectures can be found in re-
cent literature. However, PIM in context of main memory (DRAM-
[2, 3, 10]) has drawn much more aention in recent years mainly
due to larger memory capacities and o-chip data transfer reduc-
tion as opposed to SRAM-based PIM. Such processing-in-DRAM
platforms show signicantly higher throughputs leveraging multi-
row activation methods to perform bulk bit-wise operations by
either modifying the DRAM cell and/or sense amplier. For ex-
ample, Ambit [2] uses triple-row activation method to implement
majority-based AND/OR logic, outperforming Intel Skylake-CPU,
NVIDIA GeForce GPU, and even HMC [11] by 44.9×, 32.0×, and
2.4×, respectively. DRISA [12] employs 3T1C- and 1T1C-based
computing mechanisms and achieves 7.7× speedup and 15× beer
energy-eciency over GPUs to accelerate convolutional neural net-
works. However, there are dierent challenges in such platforms
that make them inecient acceleration solutions for X(N)OR- and
addition-based applications such as DNA alignment and data en-
cryption. Due to the intrinsic complexity of X(N)OR logic, current
PIM designs are not able to oer a high-throughput X(N)OR-based
operation despite utilizing the maximum internal bandwidth and
memory level parallelism. is is because majority/AND/OR-based
multi-cycle operations and required row initialization in the previ-
ous designs.
To overcome the memory bandwidth boleneck and address
the existing challenges, we propose a high-throughput and energy-
ecient PIM accelerator based on DRAM, called DRIM. DRIM ex-
ploits a new in-memory computing mechanism called Dual-Row
Activation (DRA) to perform bulk bit-wise operations between
operands stored in dierent word-lines. e DRA is developed
based on analog operation of DRAM sub-arrays with a modest
change in the sense amplier circuit such that X(N)OR operation
can be eciently realized on every memory bit-line. In addition,
such design addresses the reliability concerns regarding the voltage
deviation on the bit-line andmulti-cycle operations of the triple-row
activation method. We evaluate and compare DRIM’s raw perfor-
mance with conventional and PIM accelerators including a Core-i7
Intel CPU [13], an NVIDIA GTX 1080Ti Pascal GPU [14], Ambit
[2], DRISA-1T1C [3], and HMC 2.0 [11], to handle bulk bit-wise
operations. We observe that DRIM achieves remarkable through-
put compared to Von-Neumann computing systems (CPU/GPU)
through unblocking the data movement boleneck by on average
71×/8.4× beer throughput. DRIM outperforms other PIMs in per-
forming X(N)OR-based operations by up to 3.7× higher throughput.
We further show that a 3D-stacked DRAM built on top of DRIM
can boost the throughput of the HMC by ∼13.5×. From the energy
consumption perspective, DRIM reduces the DRAM chip energy
by 2.4× compared with Ambit [2] and 69× compared with copying
data through the DDR4 interface.
To the best of our knowledge, this work is the rst that designs
a high-throughput and energy-ecient X(N)OR-friendly PIM ar-
chitecture exploiting DRAM arrays. We develop DRIM based on a
set of novel microarchitectural and circuit-level schemes to realize
a data-parallel computational unit for dierent applications.
2 BACKGROUND AND MOTIVATION
2.1 Processing-in-DRAM Platforms
A DRAM hierarchy at the top level is composed of channels, mod-
ules, and ranks. Eachmemory rank, with a data bus typically 64-bits
wide, includes a set of memory chips that are manufactured with a
variety of congurations and operate in unison [2, 15]. Each chip
is further divided into multiple memory banks that contains 2D
sub-arrays of memory cells virtually-organized in memory matri-
ces (mats). Banks within same chips share I/O, buer and banks
in dierent chips working in a lock-step manner. Each memory
sub-array, as shown in Fig. 1a, has 1) a large number of rows (typi-
cally 29 or 210) holding DRAM cells, 2) a row of Sense Ampliers
(SA), and 3) a Row Decoder (RD) connected to the cells. A DRAM
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Figure 1: (a) DRAM sub-array organization, (b) DRAM cell
and Sense Amplier, (c) Dual-contact DRAM cell.
cell basically consists of two elements, a capacitor (storage) and
an Access Transistor (AT) (Fig. 1b). e drain and gate of the AT
is connected to the Bit-line (BL) and Word-line (WL), respectively.
DRAM cell encodes the binary data by the charge of the capacitor.
It represents logic ‘1’ when the capacitor is full-charged, and logic
‘0’ when there is no charge.
•Write/Read Operation: At initial state, both BL and BL is
always set to Vdd2 . Technically, accessing data from a DRAM’s
sub-array (write/read) aer initial state is done through three con-
secutive commands [2, 16] issued by the memory controller: 1)
During the activation (i.e. ACTIVATE), activating the target row,
data is copied from the DRAM cells to the SA row. Fig. 1b shows
how a cell is connected to a SA via a BL. e selected cell (storing
Vdd or 0) shares its charge with the BL leading to a small change in
the initial voltage of BL (Vdd2 ±δ ). en, by activating the enable sig-
nal, the SA senses and amplies the δ of the BL voltage towards the
original value of the data through voltage amplication according
to the switching threshold of SA’s inverter [16]. 2) Such data can be
then transferred from/to SA to/from DRAM bus by a READ/WRITE
command. In addition, multiple READ/WRITE commands can be is-
sued to one row. 3) e PRECHARGE command precharges both BL
and BL again and makes the sub-array ready for the next access.
•Copy and Initialization Operations:To enable a fast (< 100ns)
in-memory copy operation within DRAM sub-arrays, rather than
using ∼ 1µs conventional operation in Von-Neumann computing
systems, RowClone-Fast Parallel Mode (FPM) [17] proposes a PIM-
based mechanism that does not need to send the data to the process-
ing units. In this scheme, two back-to-back ACTIVATE commands
to the source and destination rows without PRECHARGE command
in between, leads to a multi-kilo byte in-memory copy operation.
is operation takes only 90ns [17]. is method has been further
used for row initialization, where a preset DRAM row (either to
‘0’ or ‘1’) can be readily copied to a destination row. RowClone
imposes only a 0.01% overhead to DRAM chip area [17].
•Not Operation: e NOT function has been implemented in
dierent works employing Dual-Contact Cells (DCC), as shown
Fig. 1c. DCC is mainly designed based on typical DRAM cell, but
equipped with one more AT connected to BL. Such hardware-
friendly design [2, 18, 19] can be developed for a small number of
rows on top of existing DRAM cells to enable ecient NOT operation
with issuing two back-to-back ACTIVATE commands [2]. In this way,
the memory controller rst activates theWLdcc1 (Fig. 1c) of input
DRAM cell, and reads the data out to the SA through BL. It then
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Figure 2: (a) Ambit’s TRA [2], (b) DRISA’s 3T1C [3], (c)
DRISA’s 1T1C-logic [3]. Glossary- Di /D j : input rows data,
Dk : initialized row data, Dr result row data.
activatesWLdcc2 to connect BL to the same capacitor and so writes
the negated result back to the DCC.
•Other Logic Operations:To realize the logic function inDRAM
platform, Ambit [2] extends the idea of RowClone by implementing
3-input majority (Maj3)-based operations in memory by issuing the
ACTIVATE command to three rows simultaneously followed by a
single PRECHARGE command, so-called Triple Row Activation (TRA)
method. As shown in Fig. 2a, considering one row as the control,
initialized by Dk= ‘0’/‘1’, Ambit can readily implement in-memory
AND2/OR2 in addition to Maj3 functions through charge sharing
between connected cells (Dk , Di and D j ) and write back the re-
sult on Dr cell. It also leverage TRA mechanism along with DCCs
to realize the complementary functions. However, despite Ambit
shows only 1% area over commodity DRAM chip [2], it suers from
multi-cycle PIM operations to implement other functions such as
XOR2/XNOR2 based on TRA. Alternatively, DRISA-3T1C method [3]
utilizes the early 3-transistor DRAM design [20], in which the cell
consists of two separated read/write ATs, and one more transis-
tor to decouple the capacitor from the read BL (rBL), as shown in
Fig. 2b. is transistor connects the two DRAM cells in a NOR
style on the rBL naturally performing functionally-complete NOR2
function. However, DRISA-3T1C imposes very large area overhead
(2T per cell) and still requires multi-cycle operations to implement
more complex logic functions. DRISA-1T1C method [3] oers to
perform PIM through upgrading the SA unit by adding a CMOS
logic gate in conjunction with a latch, as depicted in Fig. 2c. Such
inherently-multi-cycle operation can enhance the performance of a
single function through add-on CMOS circuitry, in two consecutive
cycles. In rst cycle, Di is read out and stored in the latch, and in
the second cycle, D j is sensed to perform the computation. How-
ever, this design imposes excessive cycles to implement other logic
functions and at least 12 transistors to each SA. Recently, Dracc
[21] implements a carry look-ahead adder by enhancing Ambit [2]
to accelerate convolutional neural networks.
2.2 Challenges
ere are threemain challenges in the existing processing-in-DRAM
platforms that make them inecient acceleration solutions for XOR-
based computations and we aim to resolve them:
•Limited throughput (Challenge-1):Due to the intrinsic com-
plexity of X(N)OR-based logic implementations, current PIM de-
signs (such as Ambit [2], DRISA [3], and Dracc [21]) are not able to
oer a high-throughput and area-ecient X(N)OR or addition in-
memory operation despite utilizing maximum internal DRAM band-
width and memory-level parallelism for NOT, (N)AND, (N)OR, and
MAJ/MIN logic functions. Moreover, while DRISA-1T1C method
could implement either XNOR or XOR functions as the add-on
logic gate, it requires at least two consecutive cycles to perform the
computation, which in turn limits other logics implementation. We
address this challenge by proposing the DRA mechanism in Section
3.1 and 3.4.
•Row initialization (Challenge-2): Given R=AopB function
(op ∈ AND2/OR2), TRA-based method [2, 16] takes 4 consecutive
steps to calculate one result as it relies on row initialization: 1-
RowClone data of row A to row Di (Copying rst operand to a
computation row to avoid data-overwrien), 2-RowClone of row B
to D j , 3-RowClone of ctrl row to Dk (Copying initialized control
row to a computation row), 4-TRA and RowClone data of row Di to
R row (Computation and Writing-back the result). erefore TRA
method needs averagely 360ns to perform such in-memory opera-
tions. When it comes to XOR2/XNOR2 operation, Ambit requires at
least three row-initialization steps to process two input rows. Obvi-
ously, this row-initialization load could adversely impact the PIM’s
energy-eciency especially dealing with such big data problems.
is challenge is addressed in Section 3.1 through the proposed
sense amplier, which totally eliminates the need for initialization
in performing X(N)OR-based logics.
•Reliability concerns (Challenge-3): By simultaneously acti-
vating three cells in TRA method, the deviation on the BL might
be smaller than typical one-cell read operation in DRAM. is can
elongate the sense amplication state or even adversely aect the
reliability of the result [2, 16]. e problem can be even intensied
when multiple TRA are needed to implement X(N)OR-based com-
putations. To explore and address this challenges, we perform an
extensive Monte-Carlo simulation on our design in Section 3.3.
3 DRIM DESIGN
DRIM is designed to be an independent, high- performance, energy-
ecient accelerator based on main memory architecture to acceler-
ate dierent applications. e main memory organization of DRIM
is shown in Fig. 3 based on typical DRAM hierarchy. Each mat
consists of multiple computational memory sub-arrays connected
to a Global Row Decoder (GRD) and a shared Global Row Buer
(GRB). According to the physical address of operands within mem-
ory, DRIM’s Controller (Ctrl) is able to congure the sub-arrays to
perform data-parallel intra-sub-array computations. We divide the
DRIM’s sub-array row space into two distinct regions as depicted
in Fig. 3: 1- Data rows (500 rows out of 512) that include the typical
DRAM cells (Fig. 1b) connected to a regular Row Decoder (RD), and
2- Computation rows (12), connected to a Modied Row Decoder
(MRD), which enables multiple row activation required for bulk
bit-wise in-memory operations between operands. Eight computa-
tional rows (x1, ...,x8) include typical DRAM cells and four rows
(dcc1, ...,dcc4) are allocated to DCCs (Fig. 1c) enabling NOT function
in every sub-array. DRIM’s computational sub-array is motivated
by Ambit [2], but enhanced and optimized to perform both TRA and
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Figure 3: e DRIM memory organization.
the proposed Dual-Row Activation (DRA) mechanisms leveraging
charge-sharing among dierent rows to perform logic operations,
as discussed below.
3.1 New In-Memory Operations
•Dual-Row Single-Cycle In-Memory X(N)OR: With a careful
observation on the existing processing-in-DRAM platforms, we
realized that they are not able to eciently handle two main func-
tions prerequisite for accelerating a variety of applications (XNOR,
addition). As a result, such platforms impose an excessive latency
and energy to memory chip, which could be alleviated by rethink-
ing about SA circuit. Our key idea is to perform in-memory XNOR2
through a DRA method to alleviate and address three of the chal-
lenges dis ussed in Section 2.3. To achieve this goal, we propose
a new recongurable SA, as shown in Fig. 4a, developed on top
of the existing DR M circuitry. It consists of a regular DRAM
SA equipped with add-on circuits including three inverters and
one AND gate controlled with three enable signals (EnM ,Enx ,EnC ).
is design leverages the charge-sharing feature of DRAM cell and
elevates it to implement XNOR2 logic between two selected rows
through static capacitive-NAND/NOR functions in a single cycle.
To implement capacitor-based logics, we use two dierent inverters
with shied Voltage Transfer Characteristic (VTC), as shown in Fig.
4b.
In this way, a NAND/NOR logic can be readily carried out based
on high switching voltage (Vs )/low-Vs inverters with standard high-
Vth /low-Vth NMOS and low-Vth /high-Vth PMOS transistors. It is
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Figure 4: (a) New sense amplier design for DRIM, (b) VTC
and truth table of the SA’s inverters.
worth mentioning that, utilizing low/high-threshold voltage tran-
sistors a long with normal-threshold transistors have been accom-
plished in low-power application, and many circuits have enjoyed
this technique in low-power design [22–25].
Consider Di and D j operands are RowCloned from data rows
to x1 and x2 rows and both BL and BL are precharged to Vdd2
(Precharged State in Fig. 5). To implement DRA, DRIM’s ctrl rst
activates twoWLs in computational row space (here, x1 and x2)
through the modied decoder for charge-sharing when all the other
enable signals are deactivated (Charge Sharing State). During Sense
Amplication State, by activating the corresponding enable sig-
nals (EnC and Enx ) tabulated in Table 1, the input voltage of both
low- and high-Vs inverters in the recongurable SA can be simply
derived as Vi = n .VddC , where n is the number of DRAM cells stor-
ing logic ‘1’ and C represents the total number of unit capacitors
connected to the inverters (i.e. 2 in DRA method).
Table 1: Control bits status in Sense Amplication state.
In-memory operations ENM ENx ENC
W/R - Copy - NOT - TRA 1 1 0
DRA 0 1 1
Now, the low-Vs inverter acts as a threshold detector by amplify-
ing deviation from 14Vdd and realizes a NOR2 function as tabulated
in the truth table in Fig. 4b. At the same time the high-Vs inverter
amplies the deviation from 34Vdd and realizes a NAND2 function.
Accordingly, XOR2 and XNOR2 functions of input operands can be
realized aer CMOS AND gate, respectively, on the BL and BL
based on Equation-(1) in a single memory cycle.
BL = (Di .D j ).(Di + D j ) = Di .D j + D j .Di = Di ⊕ D j
⇒ BL = Di  D j
(1)
DRIM’s recongurable SA is especially optimized to accelerate
X(N)OR2 operations, as well as supporting other memory and in-
memory operations (i.e. Write/Read, Copy, NOT, and TRA). DRIM
ctrl activates EnM and Enx control-bits simultaneously (when EnC
is deactivated) to perform such operations. However, in this work,
we only use Ambit’s TRA mechanism to directly realize in-memory
majority function (Maj3).
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Figure 5: Dual Row Activation to realize XNOR2.
e transient simulation results of DRA method to realize single-
cycle in-memory XNOR2 operation is shown in Fig. 6. We can ob-
serve how BL voltage and accordingly cell’s capacitor is charged to
Vdd (when DiD j=00/11) or discharged to GND (when DiD j=01/10)
during sense amplication state. erefore, DRA method can eec-
tively provide a single-cycle X(N)OR logic to address the challenge-1
and -2 discussed in Section 2.3 by eliminating the need for multiple
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Figure 6: e transient simulation of the internal DRIM’s
sub-array signals involved in DRA mechanism. Glossary-
Vcap-Di and Vcap-D J represent the voltage across the two se-
lected DRAM cell’s capacitors connected toWLx1 andWLx2.
P.S., C.S.S., S.A.S. are short for Precharged State, Charge Shar-
ing State, and Sense Amplication State, respectively.
TRA- [2] or NOR-based [3] operations as well as row initialization
steps.
•In-Memory Adder: DRIM’s sub-array can perform addition
/subtraction (add/sub) operation quite eciently. Assume Di ,D j ,
and Dk as input operands, the carry-out (Cout ) of the Full-Adder
(FA) can be directly generated throughMAJ3(Di ,D j ,Dk ) = DiD j +
DiDk +D jDk using TRAmethod. Moreover, the Sum can be readily
carried out through two back-to-back XOR2 operations based on
the proposed DRA mechanism.
3.2 ISA Support
While DRIM is meant to be an independent high-performance and
energy-ecient accelerator, we need to expose it to programmers
and system-level libraries to utilize it. From a programmer perspec-
tive, DRIM is more of a third party accelerator that can be connected
directly to the memory bus or through PCI-Express lanes rather
than a memory unit, thus it is integrated similar to that of GPUs.
erefore, a virtual machine and ISA for general-purpose parallel
thread execution need to be dened similar to PTX [26] for NVIDIA.
Accordingly, the programs are translated at install time to the DRIM
hardware instruction set discussed here to realize the functions
tabulated in Table 2. e micro and control transfer instructions
are not discussed here.
DRIM is developed based on ACTIVATE-ACTIVATE-PRECHARGE
command a.k.a. AAP primitives and most bulk bitwise operations
involve a sequence of AAP commands. To enable processor to e-
ciently communicate with DRIM, we developed four types of AAP-
based instructions that only dier from the number of activated
source or destination rows:
1- AAP (src, des, size) that runs the following commands
sequence: 1) ACTIVATE a source address (src); 2) ACTIVATE a desti-
nation address (des); 3) PRECHARGE to prepare the array for the next
access. e size of input vectors for in-memory computation must
be a multiple of DRAM row size, otherwise the application must
pad it with dummy data. e type-1 instruction is mainly used for
copy and NOT functions; 2- AAP (src, des1, des2, size), 1)
ACTIVATE a source address; 2) ACTIVATE two destination addresses;
3) PRECHARGE. is instruction copies a source row simultaneously
to two destination rows; 3- AAP (src1, src2, des, size) that
performs DRA method by activating two source addresses and
then writes back the result on a destination address; 4- AAP (src1,
src2, src3, des, size) that performs Ambit-TRA method [2]
by activating three source rows and writing back the MAJ3 result
on a destination address.
For instance, in order to implement the addition-in-memory, as
shown in Table 2, three AAP-type2 commands double-copy the three
input data rows to computational rows (x1, ..,x6). en, the Sum
function is realized through two back-to-back XOR2 operations with
AAP-type3. eCout is generated by AAP-type4 and wrien back to
the designated data row.
3.3 Reliability
We performed a comprehensive circuit-level simulation to study
the eect of process variation on both DRA and TRA methods
considering dierent noise sources and variation in all components
including DRAM cell (BL/WL capacitance and transistor, shown
in Fig. 7) and SA (width/length of transistors-Vs ). We ran Monte-
Carlo simulation in Cadence Spectre with 45nm NCSU Product
Development Kit (PDK) library [27] (DRAM cell parameters were
taken and scaled fromRambus [28]) under 10000 trials and increased
the amount of variation from ±0% to ±30% for each method. Table 3
shows the percentage of the test error in each variation. We observe
that even considering a signicant ±10% variation, the percentage
of erroneous DRA across 10000 trials is 0%, where TRA method
shows a failure with 0.18%. erefore, DRIM oers a solution to
alleviate challenge-3 by showing an acceptable voltage margin in
performing operations based on DRA mechanism. By scaling down
the transistor size, the process variation eect is expected to get
worse [2, 17]. Since DRIM is mainly developed based on existing
DRAM structure and operation with slight modications, dierent
methods currently-used to tackle process variation can be also
applied for DRIM. Besides, just like Ambit, DRIM chips that fail
testing due to DRA or TRA methods can be potentially considered
as regular DRAM chips alleviating DRAM yield.
Table 2: e basic functions supported by DRIM.
Func. Operation Command Sequence AAP Type
copy Dr ← Di AAP(Di ,Dr ) 1
NOT Dr ← Di AAP(Di ,dcc2)AAP(dcc1,Dr )
1
1
MAJ/MIN† Dr ← MAJ3(Di ,D j ,Dk )
AAP(Di ,x1)
AAP(D j ,x2)
AAP(Dk ,x3)
AAP(x1,x2,x3,Dr )
1
1
1
4
XNOR2/XOR2† Dr ← Di  D j
AAP(Di ,x1)
AAP(D j ,x2)
AAP(x1,x2,Dr )
1
1
3
Add/Sub† Sum ← Di ⊕ D j ⊕ Dk
Cout ← MAJ3(Di ,D j ,Dk )
AAP(Di ,x1,x2)
AAP(D j ,x3,x4)
AAP(Dk ,x5,x6)
AAP(x2,x4,dcc2)
AAP(x6,dcc1,dcc4)
AAP(dcc3, Sum)
AAP(x1,x2,x3,Cout )
2
2
2
3
3
1
4
† Complement functions and Subtraction can be realized with dcc rows.
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Figure 7: Noise sources in
DRAM cell. Glossary: Cwbl ,
Cs, and Ccross are WL-BL, BL-
substrate, and BL-BL capaci-
tance, respectively.
Variation TRA DRA
±5% 0.00 0.00
±10% 0.18 0.00
±15% 5.5 1.2
±20% 17.1 9.6
±30% 28.4 16.4
Table 3: Process variation
analysis.
3.4 Performance
•roughput:We evaluate and compare the DRIM’s raw perfor-
mance with conventional computing units including a Core-i7 Intel
CPU [13] and an NVIDIA GTX 1080Ti Pascal GPU [14]. ere is a
great deal of PIM accelerators that present recongurable platforms
or application-specic logics in or close to memory die [29–49].
Due to the lack of space, we shall restrict our comparison to four
recent processing-in-DRAM platforms, Ambit [2], DRISA-1T1C
[3], DRISA-3T1C [3], and HMC 2.0 [11], to handle three main bulk
bit-wise operations, i.e. NOT, XNOR2, and add. To have a fair compar-
ison, we report DRIM’s and other PIM platforms’ raw throughput
implemented with 8 banks with 512×256 computational sub-arrays.
We further develop a 3D-Stacked DRAM with 256 banks in 4GB
capacity similar to that of HMC 2.0 for the DRIM (i.e. DRIM-S)
considering its computational capability. e Intel CPU consists
of 4 cores and 8 threads working with two 64-bit DDR4-1866/2133
channels. e Pascal GPU has 3584 CUDA cores running at 1.5GHz
[14] and 352-bit GDDR5X. e HMC has 32 vaults each with 10
GB/s bandwidth. Accordingly, we develop an in-house benchmark
to run the operations repeatedly for 227/228/229-length input vec-
tors and report the throughput of each platform, as shown in Fig.
8.
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Figure 8: roughput of dierent platforms (Y: log scale).
We observe that 1) either the external or internal DRAM band-
width has limited the throughput of the CPU, GPU, and even HMC
platforms. However, HMC outperforms the CPU and GPU with
∼25× and 6.5× higher performance on average for bulk bit-wise
operations. Besides, PIM platforms achieve remarkable through-
put compared to Von-Neumann computing systems (CPU/GPU)
through unblocking the data movement boleneck. Regular DRIM
(DRIM-R) shows on average 71× and 8.4× beer throughput com-
pared to CPU and GPU, respectively. 2) while DRIM-R, Ambit, and
DRISA platforms achieve almost the same performance on perform-
ing bulk bit-wise NOT function, DRIM-R outperforms other PIMs
in performing X(N)OR2-based operations. Our platform improves
the throughput 2.3×, 1.9×, 3.7× compared with Ambit [2], DRISA-
1T1C [3], and DRISA-3T1C [3], respectively. 3) DRIM-S can boost
the throughput of the HMC by 13.5×. To sum it up, DRIM’s DRA
mechanism could eectively address challenge-1 by proposing the
high-through bulk bit-wise X(N)OR-based operation.
•Energy:We estimate the energy that DRAM chip consumes to
perform the three bulk bit-wise operations per Kilo-Byte for DRIM,
Ambit [2], DRISA-1T1C [12], and CPU1. Note that, other operations
such AND2/NAND2 and OR2/NOR2 inDRIM can be built on top of TRA
method with almost the same energy consumption to that of Ambit.
Fig. 9 shows that DRIM achieves 2.4× and 1.6× energy reduction
over Ambit [2] and DRISA-1T1C [12], respectively, to perform
bulk bit-wise XNOR2 operation. Besides, compared with copying
data through the DDR4 interface, DRIM reduces the energy by
69×. As for bit-wise in-memory add operation, DRIM outperforms
Ambit, DRISA-1T1C, and CPU, respectively, with ∼2×, 1.7×, and
27× reduction in energy consumption.
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Figure 9: Energy consumption of dierent platforms (Y: log
scale).
•Area: To assess the area overhead of DRIM on top of commod-
ity DRAM chip, four hardware cost sources must be taken into
consideration. First, add-on transistors to SAs; in our design, each
SA requires 22 additional transistors connected to each BL. Second,
two rows of DCCs with twoWL associated with each; based on
the estimation made by [18], each DCC row imposes roughly one
transistor over regular DRAM cell to each BL. ird, the 4:12 MRD
overhead (originally 4:16); we modify eachWL driver by adding
two more transistors in the typical buer chain, as depicted in Fig.
4a. Fourth, the Ctrl’s overhead to control enable bits; ctrl generates
the activation bits with MUX units with 6 transistors. To sum it up,
DRIM roughly imposes 24 DRAM rows per sub-array, which can
be interpreted as ∼ 9.3% of DRAM chip area.
4 DISCUSSION
•Virtual Memory: DRIM has its own ISA with operations that can
potentially use virtual addresses. To use virtual addresses, DRIM’s
ctrl must have the ability to translate virtual addresses to phys-
ical addresses. While in theory this looks as simple as passing
the address of the page table root to DRIM and giving DRIM’s ctrl
the ability to walk the page table, it is way more complicated in
real-world designs. e main challenge here is that the page ta-
ble can be scaered across dierent DIMMs and channels, while
DRIM operates within a memory module. Furthermore, page table
1is energy doesn’t involve the energy that processor consumes to perform the
operation.
coherence issues can arise. e other way to implement translation
capabilities for DRIM is through memory controller pre-processing
of instructions being wrien to DRIM instruction registers. For in-
stance, if the programmer writes instruction APP (src,dec,256),
then the memory controller intercepts the virtual addresses and
translates them into physical addresses. Note that most systems
have near memory controller translation capabilities, mainly to
manage IOMMU and DMA accesses from I/O devices. One issue
that can arise is that some operations are appropriate only if the re-
sulting physical addresses are within specic plane, e.g., within the
same bank. Accordingly, the compiler and the OS should work to-
gether to ensure that the operands of commands will result physical
addresses that are suitable to the operation type.
•Memory Layout and Interleaving:While high- performance
memory systems rely on channel interleaving to maximize the
memory bandwidth, DRIM adopts a dierent approach through
maximizing spatial locality and allocating memory as close to their
corresponding operands as possible. e main goal is to reduce
the data movement across memory modules and hence reducing
operations latency and energy costs. As exposing a programmer
directly to the layout of memory is challenging, DRIM architecture
can rely on compiler passes that take memory layout and the pro-
gram as input, then assign physical addresses that are adequate to
each operation without impacting the symantics of the application.
•Reliability: Many ECC-enabled DIMMs rely on calculating
some hamming code at the memory controller and use it to correct
any so errors. Unfortunately, such a feature is not available for
DRIM as the data being processed are not visible to the memory
controller. Note that this issue is common across all PIM designs.
To overcome this issue, DRIM can potentially augment each row
with additional ECC bits that can be calculated and veried at
the memory module level or bank level. Augmenting DRIM with
reliability guarantees is le as future work.
•Cache Coherence:When DRIM updates data directly in mem-
ory, there could be stale copies of the updated memory locations
in the cache, thus data inconsistency issues may arise. Similarly, if
the processor updates cached copies from memory locations that
DRIM will process later,DRIM could actually use wrong/stale values.
ere are several ways to solve such issues in o-chip accelerators,
the most common one is to rely on operating system (OS) to unmap
the physical pages accessible by DRIM from any process that can
run while computing in DRIM.
5 CONCLUSION
In this work, we presented DRIM, as a high-throughput and energy-
ecient PIM architecture to address some of the existing issues in
state-of-the-art DRAM-based acceleration solutions for performing
bulk bit-wise X(N)OR-based operations i.e. limited throughput, row
initialization, reliability concerns, etc. incurring less than 10% on
top of commodity DRAM chip.
REFERENCES
[1] P. Chi, S. Li, C. Xu, T. Zhang, J. Zhao, Y. Liu, Y. Wang, and Y. Xie, “Prime: a novel
processing-in-memory architecture for neural network computation in reram-
based main memory,” in ACM SIGARCH Computer Architecture News, vol. 44,
no. 3. IEEE Press, 2016, pp. 27–39.
[2] V. Seshadri, D. Lee, T. Mullins, H. Hassan, A. Boroumand, J. Kim, M. A. Kozuch,
O. Mutlu, P. B. Gibbons, and T. C. Mowry, “Ambit: In-memory accelerator for
bulk bitwise operations using commodity dram technology,” in Proceedings of the
50th Annual IEEE/ACM International Symposium on Microarchitecture. ACM,
2017, pp. 273–287.
[3] S. Li, D. Niu, K. T. Malladi, H. Zheng, B. Brennan, and Y. Xie, “Drisa: A dram-based
recongurable in-situ accelerator,” in Proceedings of the 50th Annual IEEE/ACM
International Symposium on Microarchitecture. ACM, 2017, pp. 288–301.
[4] S. Angizi, Z. He, F. Parveen, and D. Fan, “Rimpa: A new recongurable dual-mode
in-memory processing architecture with spin hall eect-driven domain wall
motion device,” in VLSI (ISVLSI), 2017 IEEE Computer Society Annual Symposium
on. IEEE, 2017, pp. 45–50.
[5] S. Angizi, Z. He, A. Awad, and D. Fan, “Mrima: An mram-based in-memory
accelerator,” IEEE Transactions on Computer-Aided Design of Integrated Circuits
and Systems, 2019.
[6] S. Angizi, Z. He, and D. Fan, “Dima: a depthwise cnn in-memory accelerator,”
in 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
IEEE, 2018, pp. 1–8.
[7] S. Angizi, Z. He, F. Parveen, and D. Fan, “Imce: Energy-ecient bit-wise in-
memory convolution engine for deep neural network,” in Design Automation
Conference (ASP-DAC), 2018 23rd Asia and South Pacic. IEEE, 2018, pp. 111–116.
[8] S. Aga, S. Jeloka, A. Subramaniyan, S. Narayanasamy, D. Blaauw, and R. Das,
“Compute caches,” in 2017 IEEE International Symposium on High Performance
Computer Architecture (HPCA). IEEE, 2017, pp. 481–492.
[9] C. Eckert, X. Wang, J. Wang, A. Subramaniyan, R. Iyer, D. Sylvester, D. Blaauw,
and R. Das, “Neural cache: Bit-serial in-cache acceleration of deep neural net-
works,” arXiv preprint arXiv:1805.03718, 2018.
[10] G. Dai, T. Huang, Y. Chi, J. Zhao, G. Sun, Y. Liu, Y. Wang, Y. Xie, and H. Yang,
“Graphh: A processing-in-memory architecture for large-scale graph processing,”
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
2018.
[11] “Hybrid memory cube speci!cation 2.0.” [Online]. Avail-
able: hp://www.hybridmemorycube.org/les/SiteDownloads/HMC-30G-VSR
HMCC Specication Rev2.0 Public.pdf.
[12] A. Driskill-Smith, D. Apalkov, V. Nikitin, X. Tang, S. Was, D. Lois, K. Moon,
A. Khvalkovskiy, R. Kawakami, X. Luo et al., “Latest advances and roadmap for
in-plane and perpendicular s-ram,” in Memory Workshop (IMW), 2011 3rd IEEE
International. IEEE, 2011, pp. 1–3.
[13] “6th generation intel core processor family datasheet.” [Online]. Avail-
able: hps://www.intel.com/content/www/us/en/products/processors/core/
core-vpro/i7-6700.html
[14] “Geforce gtx 1080 ti.” [Online]. Available: hps://www.nvidia.com/en-us/
geforce/products/10series/geforce-gtx-1080-ti/
[15] Y. Kim, W. Yang, and O. Mutlu, “Ramulator: A fast and extensible dram simulator,”
IEEE Computer architecture leers, vol. 15, no. 1, pp. 45–49, 2016.
[16] V. Seshadri, K. Hsieh, A. Boroum, D. Lee, M. A. Kozuch, O. Mutlu, P. B. Gib-
bons, and T. C. Mowry, “Fast bulk bitwise and and or in dram,” IEEE Computer
Architecture Leers, vol. 14, no. 2, pp. 127–131, 2015.
[17] V. Seshadri, Y. Kim, C. Fallin, D. Lee, R. Ausavarungnirun, G. Pekhimenko, Y. Luo,
O. Mutlu, P. B. Gibbons, M. A. Kozuch et al., “Rowclone: fast and energy-ecient
in-dram bulk data copy and initialization,” in Proceedings of the 46th Annual
IEEE/ACM International Symposium on Microarchitecture. ACM, 2013, pp. 185–
197.
[18] H. B. Kang and S. K. Hong, “One-transistor type dram,” Apr. 20 2010, uS Patent
7,701,751.
[19] S.-L. Lu, Y.-C. Lin, and C.-L. Yang, “Improving dram latency with dynamic
asymmetric subarray,” in 2015 48th Annual IEEE/ACM International Symposium
on Microarchitecture (MICRO). IEEE, 2015, pp. 255–266.
[20] G. Sideris, “Intel 1103-mos memory that deed cores,” Electronics, vol. 46, no. 9,
pp. 108–113, 1973.
[21] Q. Deng, L. Jiang, Y. Zhang, M. Zhang, and J. Yang, “Dracc: a dram based
accelerator for accurate cnn inference,” in Proceedings of the 55th Annual Design
Automation Conference. ACM, 2018, p. 168.
[22] M. W. Allam, M. H. Anis, and M. I. Elmasry, “High-speed dynamic logic styles
for scaled-down cmos and mtcmos technologies,” in Proceedings of the 2000
international symposium on Low power electronics and design. ACM, 2000, pp.
155–160.
[23] S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, “1-v
power supply high-speed digital circuit technology with multithreshold-voltage
cmos,” IEEE Journal of Solid-state circuits, vol. 30, no. 8, pp. 847–854, 1995.
[24] T. Kuroda, T. Fujita, S. Mita, T. Nagamatsu, S. Yoshioka, K. Suzuki, F. Sano,
M. Norishima, M. Murota, M. Kako et al., “A 0.9-v, 150-mhz, 10-mw, 4 mm/sup 2/,
2-d discrete cosine transform core processor with variable threshold-voltage (vt)
scheme,” IEEE Journal of Solid-State Circuits, vol. 31, no. 11, pp. 1770–1779, 1996.
[25] K. Navi, V. Foroutan, M. R. Azghadi, M. Maeen, M. Ebrahimpour, M. Kaveh, and
O. Kavehei, “A novel low-power full-adder cell with new technique in designing
logical gates based on static cmos inverter,” Microelectronics Journal, vol. 40,
no. 10, pp. 1441–1448, 2009.
[26] (2018) Parallel thread execution isa version 6.1. [Online]. Available: hp:
//docs.nvidia.com/cuda/parallel-thread-execution/index.html
[27] (2011) Ncsu eda freepdk45. [Online]. Available: hp://www.eda.ncsu.edu/wiki/
FreePDK45:Contents
[28] . DRAM Power Model. hps://www.rambus.com/energy/.
[29] S. Angizi, Z. He, N. Bagherzadeh, and D. Fan, “Design and evaluation of a
spintronic in-memory processing platform for nonvolatile data encryption,” IEEE
Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37,
no. 9, pp. 1788–1801, 2018.
[30] M. N. Bojnordi and E. Ipek, “Memristive boltzmann machine: A hardware accel-
erator for combinatorial optimization and deep learning,” in High Performance
Computer Architecture (HPCA), 2016 IEEE International Symposium on. IEEE,
2016, pp. 1–13.
[31] S. Angizi, Z. He, A. S. Rakin, and D. Fan, “Cmp-pim: an energy-ecient
comparator-based processing-in-memory neural network accelerator,” in Pro-
ceedings of the 55th Annual Design Automation Conference. ACM, 2018, p.
105.
[32] J. Ahn, S. Hong, S. Yoo, O. Mutlu, and K. Choi, “A scalable processing-in-memory
accelerator for parallel graph processing,” ACM SIGARCH Computer Architecture
News, vol. 43, no. 3, pp. 105–117, 2016.
[33] J. Ahn, S. Yoo, O. Mutlu, and K. Choi, “Pim-enabled instructions: a low-overhead,
locality-aware processing-in-memory architecture,” in Computer Architecture
(ISCA), 2015 ACM/IEEE 42nd Annual International Symposium on. IEEE, 2015,
pp. 336–348.
[34] B. Akin, F. Franchei, and J. C. Hoe, “Data reorganization in memory using
3d-stacked dram,” in Computer Architecture (ISCA), 2015 ACM/IEEE 42nd Annual
International Symposium on. IEEE, 2015, pp. 131–143.
[35] R. Balasubramonian, J. Chang, T. Manning, J. H. Moreno, R. Murphy, R. Nair, and
S. Swanson, “Near-data processing: Insights from a micro-46 workshop,” IEEE
Micro, vol. 34, no. 4, pp. 36–42, 2014.
[36] A. Boroumand, S. Ghose, M. Patel, H. Hassan, B. Lucia, K. Hsieh, K. T. Malladi,
H. Zheng, and O. Mutlu, “Lazypim: An ecient cache coherence mechanism
for processing-in-memory,” IEEE Computer Architecture Leers, vol. 16, no. 1, pp.
46–50, 2017.
[37] A. Farmahini-Farahani, J. H. Ahn, K. Morrow, and N. S. Kim, “Nda: Near-dram
acceleration architecture leveraging commodity dram devices and standard
memory modules,” in High Performance Computer Architecture (HPCA), 2015 IEEE
21st International Symposium on. IEEE, 2015, pp. 283–295.
[38] Q. Guo, T.-M. Low, N. Alachiotis, B. Akin, L. Pileggi, J. C. Hoe, and F. Franchei,
“Enabling portable energy eciency with memory accelerated library,” in Mi-
croarchitecture (MICRO), 2015 48th Annual IEEE/ACM International Symposium
on. IEEE, 2015, pp. 750–761.
[39] K. Hsieh, S. Khan, N. Vijaykumar, K. K. Chang, A. Boroumand, S. Ghose, and
O. Mutlu, “Accelerating pointer chasing in 3d-stacked memory: Challenges,
mechanisms, evaluation,” in Computer Design (ICCD), 2016 IEEE 34th International
Conference on. IEEE, 2016, pp. 25–32.
[40] D. Kim, J. Kung, S. Chai, S. Yalamanchili, and S. Mukhopadhyay, “Neurocube:
A programmable digital neuromorphic architecture with high-density 3d mem-
ory,” in Computer Architecture (ISCA), 2016 ACM/IEEE 43rd Annual International
Symposium on. IEEE, 2016, pp. 380–392.
[41] R. Nair, S. F. Antao, C. Bertolli, P. Bose, J. R. Brunheroto, T. Chen, C.-Y. Cher,
C. H. Costa, J. Doi, C. Evangelinos et al., “Active memory cube: A processing-
in-memory architecture for exascale systems,” IBM Journal of Research and
Development, vol. 59, no. 2/3, pp. 17–1, 2015.
[42] A. Panaik, X. Tang, A. Jog, O. Kayiran, A. K. Mishra, M. T. Kandemir, O. Mutlu,
and C. R. Das, “Scheduling techniques for gpu architectures with processing-in-
memory capabilities,” in Parallel Architecture and Compilation Techniques (PACT),
2016 International Conference on. IEEE, 2016, pp. 31–44.
[43] S. H. Pugsley, J. Jestes, R. Balasubramonian, V. Srinivasan, A. Buyuktosunoglu,
A. Davis, and F. Li, “Comparing implementations of near-data computing with
in-memory mapreduce workloads,” IEEE Micro, vol. 34, no. 4, pp. 44–52, 2014.
[44] P. Trancoso, “Moving to memoryland: in-memory computation for existing ap-
plications,” in Proceedings of the 12th ACM International Conference on Computing
Frontiers. ACM, 2015, p. 32.
[45] X. Tang, O. Kislal, M. Kandemir, and M. Karakoy, “Data movement aware com-
putation partitioning,” in Proceedings of the 50th Annual IEEE/ACM International
Symposium on Microarchitecture. ACM, 2017, pp. 730–744.
[46] D. Zhang, N. Jayasena, A. Lyashevsky, J. L. Greathouse, L. Xu, and M. Ignatowski,
“Top-pim: throughput-oriented programmable processing in memory,” in Pro-
ceedings of the 23rd international symposium on High-performance parallel and
distributed computing. ACM, 2014, pp. 85–98.
[47] A. Akerib and E. Ehrman, “Non-volatile in-memory computing device,” May 14
2015, uS Patent App. 14/588,419.
[48] S. Angizi, Z. He, and D. Fan, “Pima-logic: a novel processing-in-memory archi-
tecture for highly exible and energy-ecient logic computation,” in Proceedings
of the 55th Annual Design Automation Conference. ACM, 2018, p. 162.
[49] F. Parveen, S. Angizi, Z. He, and D. Fan, “Imcs2: Novel device-to-architecture
co-design for low-power in-memory computing platform using coterminous
spin switch,” IEEE Transactions on Magnetics, vol. 54, no. 7, pp. 1–14, 2018.
